Codasip announces strategic pivot and divestiture
Codasip announces strategic pivot to cyber-resilient semiconductor architectures following successful corporate portfolio realignment
Munich, Germany and Bristol, United Kingdom – April 8, 2026 – Codasip today announced a strategic evolution of its business to focus on the rapidly growing need for cyber-resilient semiconductor architectures and semiconductor System on Chips (SoCs). In conjunction with this change, Codasip is also announcing the divesture of its low-end RISC-V processor design business to a public US semiconductor company. As part of the divestiture, the acquiring company will also take a broad license to Studio™, Codasip’s processor EDA tool that allows rapid customisation of Codasip processor cores. The transaction is planned to close in a month.
As digital infrastructure enters an era of relentless and sophisticated digital threats, the semiconductor industry is under pressure to place security into the very foundations of computing systems, not just attempt to patch after a cyberattack. Codasip’s strategic pivot will not only expand its portfolio of secure processors with CHERI (Capability Hardware Enhanced RISC Instructions) for license, but will also deliver a portfolio of CHERI System on Chips (SoCs) and CHERI FPGAs (Field Programmable Gate Arrays) enabling customers to deploy security-first processors and compute platforms built for cyber-resilience from the architecture out.
“Cyber-resilience has become a strategic requirement for governments, infrastructure operators, and technology providers worldwide,” said Ron Black, Chief Executive Officer of Codasip. “Traditional approaches inefficiently bolt security onto systems after the fact. Our focus is on enabling partners to build security into the fundamental architecture of compute systems from the beginning.”
About Codasip – Resilient by Design
Codasip is building the foundation of the next era of secure computing. For decades, the semiconductor industry has been driven only by performance, power, and cost. Security was treated as a potential feature — something added after the architecture was defined – That model is breaking – The scale, sophistication, and persistence of modern cyber threats have exposed a fundamental truth: systems cannot be secured after they are built. Security must be intrinsic to the architecture itself. Codasip exists to enable that transformation.
Related Semiconductor IP
- SHA-256 Secure Hash Algorithm IP Core
- EdDSA Curve25519 signature generation engine
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
Related News
- Codasip Faces Sale – Pivotal Moment for EU RISC-V Sovereignty
- MIPS Technologies Announces Divestiture of its Analog Business Group
- Apple A9 Orders Pivot to TSMC
- Codasip Joins RISC-V Foundation and Announces Availability of RISC-V Compliant Codix Processor IP
Latest News
- BrainChip Unveils Radar Reference Platform to Bridge the ‘Identification Gap’ in Edge AI
- Siemens accelerates AI chip verification to trillion‑cycle scale with NVIDIA technology
- SiFive Raises $400 Million to Accelerate High-Performance RISC-V Data Center Solutions; Company Valuation Now Stands at $3.65 Billion
- IntoPIX Unleashes Zero‑Latency IP Video Streaming With JPEG XS, IPMX & SMPTE 2110 At NAB Show 2026
- OPENEDGES Advances Commercialization of LPDDR6/5X Memory Subsystem IP, Targeting Next-Generation AI and HPC Markets