ZeroPoint on the benefits of AI-MX at FMS 2025
Last month, at the Future of Memory and Storage Conference, Nilesh Shah talked about ZeroPoint’s hardware-accelerated memory optimization solution for foundational model workloads: AI-MX.
Related Semiconductor IP
- High-Performance Memory Expansion IP for AI Accelerators
- SHA-256 Secure Hash Algorithm IP Core
- EdDSA Curve25519 signature generation engine
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
Related Videos
- Ask the Experts: AI at the Edge
- Scaling Performance In AI Systems
- Podcast: BrainChip’s IP for Targeting AI Applications at the Edge
- Analog AI Chips for Energy-Efficient Machine Learning: The Future of AI Hardware?
Latest Videos
- Powering the AI Supercycle: Design for AI and AI for Design - Anirudh Devgan
- Scaling AI from Edge to Data Center with SiFive RISC-V Vectors
- Paving the Road to Datacenter-Scale RISC-V
- Enhancing Data Center Architectures with PCIe® Retimers, Redrivers and Switches
- How UCIe 3.0 Redefining Chiplet Architecture: From Protocol to Platform